This project uses a stepper motor to control the position of solar energy collectors, using Intel 8085 µP. The software includes the positioning of collectors through stepper motor & data acquisition and processing in Microprocessor.

**OPTICAL SENSING AND PROCESSING:**

LDR (Light Dependent Resistance) is used as a sensor for generating an electric signal proportional to intensity of light falling on it. LDR is mounted at the focus of reflector which is directly mounted on solar energy collectors.

**STEPPER MOTOR AND ITS DRIVING CIRCUIT**

The stepper motor requires that its stator windings should be energized in a programmed sequence to cause the motor to run in a given direction and with a required speed.
THE TRACKING SOFTWARE

MAIN PROGRAM

START

LOAD M WITH 9200 LOCATION FOR STORING O/P OF ADC. LOAD 9240 WITH 004

INITIALIZE 8255 A AND 8255 B

SELECT ANALOG INPUT CHANNEL ZERO

JUMP TO SUBROUTINE

MAKE OE LINE OF ADC LOW TO ENABLE OUTPUT LINES

READ DIGITAL O/P AT PORT B OF 8255 B AND STORE IT INTO ACC.

TRANSFER CONTENT OF ACC. INTO REG. D (NEW VALUE)

LOAD CONTENT OF M INTO ACC. ACC. CONTAINS PREVIOUS VALUE

LOAD REG H WITH PRESET MIN. DIFFERENCE BETWEEN SUCCESSIVE VALUES OF ADC.

SET THE CARRY TO ONE

LOAD ACC. WITH THE CONTENT OF LOCATION M

MOVE CONTENT OF ACC. TO D REG

TRANSFER CONTENT OF ACC. INTO REG. D (NEW VALUE)

MOVE CONTENTS OF C INTO ACC.

SET THE CARRY TO ONE

LOAD ACC. WITH THE CONTENT OF LOCATION M

MOVE CONTENT OF ACC. TO D REG

GO TO REVERSE MOTOR ROTATE

M : MEMORY LOCATION DENOTED BY REG. PAIR BC

SUBROUTINE

START

DISABLE THE OUTPUT ENABLE OE OF ADC

CALL FORWARD MOTOR ROTATE

MAKE ALE AND START LINES OF ADC HIGH

MAKE START LINE LOW

READ THE LINE P2C6 (EOC) LINE OF ADC

JUMP TO THE INSTRUCTION NEXT TO THE SUBROUTINE CALL INSTRUCTION IN MAIN PROG.

FORWARD MOTOR ROTATE

START

LOAD THE REG. H WITH 0DH

MAKE P1C1 LINE OF 8255 A HIGH FOR COUNT UP MODE

DELAY OF 0.125 SECONDS

MAKE P1C0 LINE OF 8255 A LOW

DELAY OF 0.125 SECONDS

INCREMENT REG. H BY ONE

LOAD A WITH 04H

RETURN

REVERSE MOTOR ROTATE

START

LOAD THE REG. H WITH 0DH

MAKE P1C1 LINE OF 8255 A HIGH FOR COUNT DOWN MODE

DELAY OF 0.125 SECONDS

MAKE P1C0 LINE OF 8255 A LOW

DELAY OF 0.125 SECONDS

INCREMENT REG. H BY ONE

LOAD A WITH 04H

RETURN

READ THE ADC

TRANSFER THE CONTENTS OF A TO MEM. LOCATION POINTED BY BC

GO TO SUBROUTINE
The system works on the principle of micro bending of optical fibres. Low cost, constructional simplicity, versatility and microcomputer compatibility are some of the important features of the proposed device. The design of the instrument involves a fibre optic sensor, hardware and software parts.

**Principal of Operation:**
Loss of optical signal inside the fibre when pressure is applied on the surface of a monomode optical fibre is known as microbending losses. Microbending loss for monomode fibres is related by expression. \( \frac{\Delta}{g_1} \sim \omega_0^2 + 4\pi p \), \( p = 0, 1, 2 \ldots n \), \( n \) being a positive integer. \( \omega_0 = \text{Spot Size}, \alpha = \text{Attenuation coefficient.} \)

**Hardware design details:**

**Sensor:** The sensor used for pressure measurement is based on microbending principle. The sensor has 2 ft. long fiber of 50 micrometer core diameter. The fibre is placed between two corrugated surfaces, out of which the upper one is movable and the lower is fixed. Optical power is taken from a 6.0 V drywell torch bulb and is given to the core of the fibre. On application of continuous physical pressure varying from .02 Kg/cm\(^2\) to 20 Kg/cm\(^2\) on the upper surface, the fibre undergoes a proportional microbending resulting into losses and attenuation of the optical signal. A pin photodiode(SI 100S) acts as photo detector at the receiving end of the fibre.

**Signal Conditioner:** Signal from photo detector is amplified through a DC Amplifier using OPAMP 741. The analog amplified output needs to be converted to Digital Signal before it is applied to a Microprocessor which is done through ADC 0809.

**Microprocessor Interfacing Circuit:** ADC is interfaced with an 8 bit Intel 8085 P via a programmable peripheral interface( Intel IC 8255). Clock for ADC is taken from \( P \) after manipulation using a monolithic decade counter (IC 7490).

**Pressure Indication Circuit:** ICMAN74A, a common Cathode display Chip is used for automatic display. The circuit includes a LED decoder/driver IC 74LS48P to interface the 7 Segment display with the I/O IC 8255.

**Software:** Software design proceeds with the following steps

1. Control word is defined as 98H (Port A, B, C\(_{\text{upper}}\), C\(_{\text{lower}}\) defined as the i/p port in mode 0, o/p port in mode 0, i/p port, o/p port resp.)
2. Control word is read from the input bus lines if MODE is high and WRITE is low.
3. After the control word has been written into the control register, the display data is written into memory with each successive negative going WRITE pulse.
4. After all 8 digit memory locations have been written addnl transitions of WRITE are ignored. Pressure data converted into binary codes and subsequently into Hex-decimal numbers and are stored into a look up table.
5. The data received from the online sensor is compared with prestored look up table.
6. Display subroutine is called.

**RESULTS & CONCLUSIONS:**

The developed instrument was subjected to different magnitude of applied pressure, it is observed that output of amplifier decreases almost linearly in accordance with applied pressure, the system can be used for measuring static as well as dynamic loads.
A. I. - A REALITY

JYOTIRMAY GADEWADIKAR
B.E. IV Year Electronics
S. G. S. Institute of Technology & Science, Indore

ABSTRACT
The Computers have invaded into every walk of life. Almost in every other situation computers are being used as an indispensable tool. The problem/processes which are complex in nature, involve number of inter-dependent variables & non-linearities which can be solved to some extent with the help of Micro-Processors based systems/controllers. However, they are insufficient to the extent that they fail to generate any control signal in situations which are not defined or unknown under such circumstances, A.I. seems to resolve the problems in a much effective way. Today A.I. has been used in disciplines like Military, Space, Medicine and Process Industry where conventional methods do not give sufficient precision & are therefore not suitable.
This Paper is concerned with the application of Artificial Intelligence in such fields where A.I. is realized in a much effective way.

COLD ROLLING MILL AUTOMATION
L. P. Halway (Dept. Manager), Jyotirmay Gadewadikar(Sr. Officer)
CRM Complex, Tata Steel

ABSTRACT
Indian Steel industry is employing new information technology solutions as a part of facility revamping programme to meet the challenges of the twenty-first century. The information technology reaches obsolescence much before the manufacturing technology it supports. Hence it is extremely important to employ IT architecture which would protect investment, allow incremental development and scalability, and ensure lower cost of ownership. This presentation makes an attempt to primarily address issues related to computerization and automation and explain an IT architecture classifying into Four Levels of Automation that can sustain the IT requirement for a long period.

Level 4
Sales & Distribution, manufacturing Planning, Financials, Plant maintenance, costing Transportation

Level 3
Production Planning & Control, Quality Control, Energy management, Conditioning Monitoring, Process MIS

Level 2
Material Tracking, Process Optimization, SCADA

Level 1
Direct control Through PLC, RTU etc.

Tata Steel is in the process of implementation of a complex IT and automatic solution for its new CRM at Jamshedpur. The new plant is integrated with its hot strip mill. So is its new information system, called CRMIS. There are many design trade-offs to

(i) Use the existing IT set-up and 
(ii) Implement best-of-breed new technology solutions for the new plant.

This presentation addresses the information architecture in the context of a steel plant, particularly, CRM. Implementation of the manufacturing applications and integration of the plant applications along with the Supply chain and Customer relationship management solutions are the biggest challenges to the Information System departments of all steel plants at present.
Abstract: Control, ALU and External Memory Block description, performance verification using VHDL and RTL synthesis tools. Control block handles the state machine for the memory interface and ALU functions.

A CPU (cpu.vhd) consists of 2 sub-blocks:
1. CONTROL  (control.vhd)
2. ARITHMETIC  (alu.vhd)

The CPU performs the following operations: Idle, Add, Subtract, AND, NOT, Load memory to Register, Store register to memory, and Jump. (See next page.)

The ALU contains an 8 word by 16 bit register file and handles the arithmetic and logical operations. The selection of which register words the operation is performed on comes from the instruction source1, source2, and destination fields. For example if an addition operation with source1=0 and source2=5 and the destination=1, then the register words 0 and 5 are added together and the result placed in register 1.

The control block handles the state machine for the memory interface and ALU functions. The control will handle all memory read, write, and chip select control outputs.

The Load command will take a word from external memory, addressed by a field in the instruction word, and store it in a word of the 8x16 register block, indexed by the destination register. These Load operations allow the internal registers to be filled before ALU operations are performed.

The instructions are loaded from the external memory. The control block keeps track of the external memory instruction address. The Store instruction will take a word from the internal register block and store it in external memory. A Jump instruction will change the memory instruction address.

Instruction format INSTR(15 downto 0):

```
15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
<-- OP --> <-DEST--> <-SRC1--> <-SRC2-->  <<<--- MEM ADDRESS ------>
```

**OP = INSTR(15 downto 13)**:

- 000 => IDLE -- ALU does nothing, control gets next Instr.
- 001 => ADD -- Reg(DEST) <= Reg(SRC1) + Reg(SRC2)
- 010 => SUB -- Reg(DEST) <= Reg(SRC1) - Reg(SRC2)
- 011 => AND -- Reg(DEST) <= Reg(SRC1) AND Reg(SRC2)
- 100 => NOT -- Reg(DEST) <= NOT Reg(SRC1)
- 101 => LD -- Reg(DEST) <= MEM(INSTR(7 downto 0))
- 110 => STO -- MEM(INSTR(7 downto 0) <= Reg(DEST));111 => JMP -- InstrReg <= INSTR(7 downto 0)
CPU Design

CPU_TB

MEMORY

CPU

CONTROL

PC

IR

State_r

Data

Addr

Clk

Reset

ALU
RF AMPLIFIER DESIGN
Jyotirmay Gadewadikar
Graduate Student, University of Texas at Arlington

Abstract: A 1 GHz RF Amplifier has been designed using NPN BJT. Amplifier is unconditionally stable in the given frequency range achieving the required gain, harmonic balance analysis is performed using a large signal input power source.

The objective of this project is to design a Stable Class A power amplifier using a BJT and meeting the following specifications.

Transistor Biasing:
- $V_{CC} : 8$ Volts.
- $I_C : 3$ mA.
- $V_{CE} : 3$ V.

The Transistor model is required to include the package parasitics along with the raw device model.

Amplifier:
- Center Frequency: 1GHz.
- Gain: $7 \text{dB} < G < 8 \text{dB}$.
- Bandwidth: 400 MHz.
- Stable Range: 600 MHz to 6 GHz.
- Input and Output Impedances: 50 $\Omega$.

Software Tools:
The software used for this project is HP-ADS (Advanced Design System) developed by Agilent Technologies Inc.

Figure 1: Designed Amplifier Circuit
Figure 2: Gain and Stability factor