RF model of flexible microwave single-crystalline silicon nanomembrane PIN diodes on plastic substrate

Guoxuan Qin a,b,*, Hao-Chih Yuan b, George K. Celler c, Weidong Zhou d, Jianguo Ma a, Zhenqiang Ma b,***

a Tianjin University, School of Electronic Information Engineering, Tianjin 300072, PR China
b University of Wisconsin-Madison, Department of Electrical and Computer Engineering, Madison, WI 53706, USA
c Soitec USA, 2 Centennial Drive, Peabody, MA 01960, USA
d University of Texas at Arlington, Department of Electrical Engineering, Arlington, TX 76019, USA

Abstract

This paper reports the realization and RF modeling of flexible microwave P-type-Intrinsic-N-type (PIN) diodes using transferrable single-crystalline Si nanomembranes (SiNMs) that are monolithically integrated on low-cost, flexible plastic substrates. With high-energy, high-dose ion implantation and high-temperature annealing before nanomembrane release and transfer process, the parasitic parameters (i.e. resistance, inductance, etc.) are effectively reduced, and the flexible PIN diodes achieve good high-frequency response. With consideration of the flexible device fabrication, structure and layout configuration, a RF model of the microwave single-crystalline Si nanomembrane PIN diodes on plastic substrate is presented. The RF/microwave equivalent circuit model achieves good agreement with the experimental results of the single-crystalline SiNM PIN diodes with different diode areas, and reveals the most influential factors to flexible diode characteristics. The study provides guidelines for properly designing and using single-crystalline SiNMs for flexible RF/microwave diodes and demonstrates the great possibility of flexible monolithic microwave integrated systems.

© 2010 Elsevier Ltd. All rights reserved.

1. Introduction

There has been increasing enthusiasm on high performance, large-area flexible electronics for the past few years, because of their unique advantages such as bendability, light weight, and conformally attachable to any shape of surfaces [1]. Various applications are now employing the flexible micro- and macro-electronics, including large-area displays, electronic textile/paper, biomedical sensors, etc. [2–6]. Amorphous silicon, organics and polymers, and polycrystalline silicon are the most commonly used materials for the low-speed flexible electronics [1,4,6]. However, due to their poor crystalline quality and carrier mobility, these materials are not suitable for applications that require high-speed and high frequency operations, e.g. RFID, portable Wi-Fi devices, flexible airborne/space-borne communication systems, and surveillance and remote sensing radars [1,7]. Recently developed transferable and flexible single-crystalline Si nanomembrane (SiNM), lifted from silicon-on-insulator: SOI wafers, makes fast electronics possible. The high carrier mobility of SiNMs, which is as high as their rigid bulk wafer counterparts [8–11], makes them promising for very high-frequency applications.

To transform the superior carrier transport characteristics of SiNMs into high-speed thin-film transistors (TFTs), we have developed a unique combined high-temperature and low-temperature process for transferrable SiNMs [11]. This led to the realization of microwave TFTs on a plastic substrate [11,12]. Other than active transistors, in order to build the flexible monolithic microwave integrated circuits, passive components that can be operated at RF/microwave frequency are indispensable. Furthermore, to accurately and efficiently design the flexible microwave integrated circuits, RF/microwave model of the PIN diodes is essential. However, all the available models for PIN diodes are based on bulky rigid wafers, accurate modeling of the novel microwave PIN diodes using single-crystalline SiNMs on plastic substrate is not yet reported.

There are two kinds of models commonly used: physical model and equivalent circuit model. Although a physical model can precisely predict single device 2D or 3D characteristics, it requires abundant numerical complexity [13], thus it is not suitable for circuit designs. On the other hand, an equivalent circuit model can provide sufficiently accurate performance at the device or circuit level, with much fewer model parameters and less computation.

* Corresponding author at: Tianjin University, School of Electronic Information Engineering, Tianjin 300072, PR China. Tel.: +86 22 27408761.
** Also Corresponding author. University of Wisconsin-Madison, Department of Electrical and Computer Engineering, Madison, WI 53706, USA. Tel./Fax: 1 608 261 1095.
E-mail addresses: gqin@tju.edu.cn, guoxuanqin@hotmail.com (G. Qin), maz@engr.wisc.edu (Z. Ma).
time. In this paper, we develop an RF/microwave equivalent circuit model for the microwave PIN diodes using transferable SiNMs on plastic substrate. The model provides guidelines for designing and using PIN diodes in flexible MMICs based on single-crystalline Si nanomembranes on plastic substrates.

2. Device fabrication

For the goal of flexible monolithic microwave integrated circuits, the fabrication process of the PIN diodes using transferable SiNMs on plastic substrate is fully compatible with that used to fabricate active transistors (TFTs) [11]. This process allows simultaneous fabrication of the active TFTs and passive PIN diodes on the same plastic substrate.

The process flow is briefly illustrated as shown in Fig. 1. The fabrication process begins with a lightly-doped p-type Si (0 0 1) SOI substrate with a 200-nm Si top layer and 200-nm buried oxide (BOX) layer. Align marks and the lateral n- and p-type regions were formed by optical photolithography. The patterned SOI sample then received ion implantation of phosphorus ions and boron ions, respectively, to form heavily doped n- and p-type regions. The sample was annealed at 850°C for 45 min in N2 ambient in a furnace (Fig. 1(a)). The well-controlled high-energy, heavily dosed ion implantation, and high temperature furnace annealing enable low contact and sheet resistance and thus low parasitic effects, which are the critical process steps to fabricate RF/microwave active and passive devices.

The 200-nm Si template layer was then patterned into strips or membrane with array of holes, followed by a plasma dry etching (SF6/O2) down to the BOX layer (Fig. 1(b)). After stripping off the photoresist, the sample was put into diluted hydrofluoric acid (HF) to etch away the underlying BOX layer and release the SiNMs weakly bonded on the Si handling substrate wafer via van der Waals forces (Fig. 1(c)) [14].

Then the sample was rinsed thoroughly with DI water and was subsequently brought face-to-face and firmly contacted with a ~175 μm thick polyethylene terephthalate (PET) substrate that was spin-coated with a SU-8 epoxy layer. Since the bonding force between the SiNM and the epoxy is stronger than the Si-to-Si bonding, the SiNM can be lifted off from the SOI substrate (Fig. 1(d)) and flip-transferred onto the PET substrate (Fig. 1(e)). This flip transfer technique makes the displacement of patterned Si-strips as small as possible after they were transferred onto the plastic substrate [12,15]. A UV exposure step was then used to cure the SU-8.

SiNMs were then selectively dry etched into smaller active area regions to further enhance the device flexibility. Finally, metal contacts and interconnects were formed by evaporating and a lift-off process (Fig. 1(f)). The highest temperature applied to the plastic substrates was kept below 120°C.

The lateral arrangement of the PIN structure in this study has two major advantages: firstly, it allows simultaneous photolithography patterning and n-/p-type ion implantation for active TFTs and passive PIN diodes. Secondly, the lateral structure is not compromising the thinness of the SiNMs and thus device flexibility. The width of the I-region is determined by the distance between the p+ and n+ regions during photolithography. An I-region width of 2 μm is used in this study in order to achieve high-frequency response while maintaining proper breakdown voltages for power handling. The diode cross-section area can be calculated by multiplying the width of the p+ (or n+) region by the thickness of the

Fig. 1. Process schematic of fabricating flexible microwave single-crystalline Si nanomembrane PIN diode on plastic substrate (drawn not to scale). (a) SOI sample with heavily doped n- and p-type regions by lithography patterning, ion implantation and high-temperature annealing. (b) 200 nm template Si layer is patterned into stripes and etched down to the BOX layer (Fig. 1(b)). After stripping off the photoresist, the sample was put into diluted hydrofluoric acid (HF) to etch away the underlying BOX layer and release the SiNMs weakly bonded on the Si handling substrate wafer via van der Waals forces (Fig. 1(c)) [14].

Then the sample was rinsed thoroughly with DI water and was subsequently brought face-to-face and firmly contacted with a ~175 μm thick polyethylene terephthalate (PET) substrate that was spin-coated with a SU-8 epoxy layer. Since the bonding force between the SiNM and the epoxy is stronger than the Si-to-Si bonding, the SiNM can be lifted off from the SOI substrate (Fig. 1(d)) and flip-transferred onto the PET substrate (Fig. 1(e)). This flip transfer technique makes the displacement of patterned Si-strips as small as possible after they were transferred onto the plastic substrate [12,15]. A UV exposure step was then used to cure the SU-8.

SiNMs were then selectively dry etched into smaller active area regions to further enhance the device flexibility. Finally, metal contacts and interconnects were formed by evaporating and a lift-off process (Fig. 1(f)). The highest temperature applied to the plastic substrates was kept below 120°C.

The lateral arrangement of the PIN structure in this study has two major advantages: firstly, it allows simultaneous photolithography patterning and n-/p-type ion implantation for active TFTs and passive PIN diodes. Secondly, the lateral structure is not compromising the thinness of the SiNMs and thus device flexibility. The width of the I-region is determined by the distance between the p+ and n+ regions during photolithography. An I-region width of 2 μm is used in this study in order to achieve high-frequency response while maintaining proper breakdown voltages for power handling. The diode cross-section area can be calculated by multiplying the width of the p+ (or n+) region by the thickness of the
SiNM (200 nm). The fabricated diodes have various areas ranging from 80 $\text{m}^2$ (total diode width is 400 $\text{m}$) to 240 $\text{m}^2$ (total diode width is 1200 $\text{m}$). Fig. 2(a) shows an optical image of the flexible PIN diodes and switch arrays on PET substrate. Fig. 2(b) and (c) shows the optical-microscope images of finished lateral SiNM PIN diodes with an area of 80 and 240 $\text{m}^2$, respectively.

3. RF model and experimental results

The RF/microwave equivalent circuit model of the microwave lateral PIN diode using single-crystalline SiNMs on plastic substrate is composed of three major parts according to the device structure and layout as depicted in Fig. 3.

1. Junctions

The lateral PIN diode consists of two junctions: A p–n+ junction and a p+p- junction. Under forward mode condition, the equivalent circuit model for the p–n+ junction is shown in Fig. 3(a) [16]. The resistor value is small and can be expressed as shown in Eq. (1). The parallel capacitor is composed of space-charge region capacitance and diffusion capacitance, as expressed in Eqs. (2)–(9) [16]. When the PIN diode is zero or reversely biased, the resistor value is large and omitted as an open circuit for the simplicity without losing the generality. The parallel capacitor is mainly space-charge region capacitance, as shown in Eq. (3), where reverse bias $V_{R}$ is applied.

$$ R = \frac{kT}{qA} $$

$$ C = C_T + C_D $$

$$ C_T = A \sqrt{\frac{eA}{2(V_{bj} - V_A)}} $$

$$ C_D = A \frac{q^2}{kT} L_n n_{p0} \exp \left( \frac{qV_A}{kT} \right) $$

$$ V_{bj} = \frac{kT}{q} \ln \left( \frac{N_A N_D}{n_i^2} \right) $$

$$ V_A = \frac{kT}{q} \ln \left( \frac{J_0}{J_0} \right) $$

$$ J_0 = \frac{qD_p n_{p0}}{L_n} + \frac{qD_p n_{p0}}{L_p} $$

$$ n_{p0} = \frac{n_i^2}{N_A}, \quad p_{p0} = \frac{n_i^2}{N_D} $$

$$ L_p = \sqrt{\mu_p kT \tau_p}, \quad L_n = \sqrt{\mu_n kT \tau_n} $$

The p+p- junction has the similar equivalent circuit topology as used for the p–n+ junction model, with only change to the built-in voltage expression and saturation current density, as shown in Eqs. (10) and (11).

$$ V_{bj2} = \frac{kT}{q} \ln \left( \frac{p_{p0}}{p_{p0}} \right) $$

$$ J_{02} = \frac{qD_p p_{p0}}{L_p} $$

2. Intrinsic region

The intrinsic region of the PIN diode can be modeled as a variable resistor, under forward and reverse bias conditions. The 1-region resistance under forward-biased condition can be
RF characteristics of the PIN diodes were measured with an Agilent E8364A performance network analyzer using 150-μm pitch Cascade Ground-Signal-Ground (GSG) probes. Calibration was conducted to the probe tip by Short-Open-Load-Thru (SOLT) method using impedance standard substrate from DC to 40 GHz. Small-signal scattering parameters (S-parameters) were measured for the SiNM PIN diodes under both ON (diode is forward biased, forward current \( I_f = 10 \text{ mA} \)) and OFF (diode is zero biased) conditions. (DC and power handling capability of the flexible PIN diodes were also measured) [15,17]. Under this state, RF signal is transmitted from the IN port to the OUT port. The power ratio of the signal between the OUT port and the IN port through the diode under ON state is defined as insertion loss (\( S_{21} \), in dB). The measured RF signal power ratio between the OUT port and the IN port under OFF state is defined as isolation (also \( S_{21} \), in dB).

The experimental data for a 240-μm\(^2\) SiNM PIN diode from DC to 20 GHz are shown in Fig. 4 (forward mode ON state) and Fig. 5 (reverse mode OFF state). The insertion loss of the 240-μm\(^2\) SiNM PIN diode is less than 1.5 dB up to 20 GHz. Isolation of > 11 dB is observed up to 5 GHz and degrades at higher frequencies. The flexible PIN diode using transferable single-crystalline SiNMs on plastic substrate demonstrates good frequency response at RF and microwave frequency regime, indicating great potential of monolithic integration of flexible active and passive devices on flexible substrates for RF/microwave applications. The fluctuations of the measured data are possibly due to the worse contact between the GSG probe and thin metal electrode on soft substrate.

The modeled results for ON and OFF states using the RF/microwave model are also shown in Figs. 4 and 5 for comparisons. Measurement and calculation results are further obtained and compared for an 80-μm\(^2\) SiNM PIN diode for validating the developed model, as shown in Fig. 6 (ON state) and Fig. 7 (OFF state). Good agreements are achieved for both diodes under forward and reverse bias conditions. The discrepancy between experimental data and calculation is mainly because of the not perfect contact of the probes on soft substrates. Overall, Figs. 4–7 demonstrate good accuracy of the RF/microwave model for the microwave PIN diodes using single-crystalline SiNMs on plastic substrates.

### 4. Discussion

According to Figs. 4–7, it can be seen that flexible PIN diode with smaller diode area has worse insertion loss (more degradation)
at forward bias, but better isolation characteristic at reverse bias. With the RF/microwave model, underlying reason is analyzed. Under forward bias mode, the series resistance is 14.2 Ω and the parasitic inductance is 0.133 nH for the 240 μm PIN diode. When the diode area is decreasing to 80 μm, the series resistance increases to 19 Ω. The increasing is not proportional to the diode area change because that series resistance consists of intrinsic region resistance and parasitic resistance. When the diode area becomes smaller, intrinsic region resistance increases because of smaller diode width, while the parasitic resistance is reduced due to shorter connection metal length. The high series resistance is contributed from the thinness of the SiNMs and relatively large intrinsic region length for power handling capability. Smaller diode intrinsic region length is able to significantly reduce the series resistance.

Different from the series resistance, the parasitic inductance is decreased from 0.133 to 0.126 nH for the PIN diode with 80 μm diode area, because of shorter connection metal length from input port to output port. Under reverse bias mode, series resistance of 240 μm PIN diode is 40.2 Ω while it increases to 120 Ω for the 80 μm PIN diode, approximately follows the reversely proportional increasement with diode area. This is because that under reverse bias condition, the intrinsic region resistance dominates the series resistance, therefore the diode shows series resistance reversely proportional to the diode area. Parasitic inductance shows similar change with that under forward mode, since parasitic inductance is much less sensitive to the diode width than resistance. In addition, all the capacitance (including junction capacitance and parasitic capacitance) shows proportional change with the PIN diode area. With good understanding of the device parameters based on RF/microwave model, higher series resistance is demonstrated to be the major factor for lower insertion loss and better isolation. The model shows a performance trade-off between forward mode insertion loss and reverse mode isolation with different flexible PIN diode structures. Furthermore, the model provides a guideline of designing and optimizing the flexible PIN diodes for RF/microwave applications.

5. Conclusion

Flexible microwave PIN diodes using transferrable single-crystal Si nanomembranes (SiNM) that are monolithically integrated on low-cost
flexible plastic substrates are presented in this paper. With high-energy, high-dose ion implantation and high-temperature annealing before nanomembrane release and transfer process, the parasitic parameters are effectively reduced, and the flexible PIN diodes obtain good high-frequency response. Novel RF/microwave model of the microwave PIN diodes based on transferable single-crystalline Si nanomembrane on plastic substrate is reported, taking into account of the flexible device fabrication and layout. The RF/microwave equivalent circuit model achieves good agreement with the experimental results of the diodes with different diode areas, and reveals the most influential factors to the flexible PIN diode characteristics. The study provides guidelines for properly designing and using single-crystalline Si nanomembranes for flexible RF diodes and demonstrates the great possibility of flexible monolithic microwave integrated systems. RF/microwave modeling of the flexible single-crystalline Si PIN diodes under bending conditions is the future research direction.

**Acknowledgements**

This work was supported partly by AFOSR under Grant no. FA9550-06-1-0487 and NSF MRSEC under Grant DMR0520527. This work was also partially supported by National Natural Science Foundation of China (NSFC) under Grant no. 61006061 and Ministry of Education (MoE) of China.

**References**


